Regviz

Microchip Technology /ATSAMV71N19 /AFEC0 /CECR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CECR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/AFEC0/CECR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ECORR0)ECORR0 0 (ECORR1)ECORR1 0 (ECORR2)ECORR2 0 (ECORR3)ECORR3 0 (ECORR4)ECORR4 0 (ECORR5)ECORR5 0 (ECORR6)ECORR6 0 (ECORR7)ECORR7 0 (ECORR8)ECORR8 0 (ECORR9)ECORR9 0 (ECORR10)ECORR10 0 (ECORR11)ECORR11

Description

AFEC Channel Error Correction Register

Fields

ECORR0

Error Correction Enable for channel 0
ECORR1

Error Correction Enable for channel 1
ECORR2

Error Correction Enable for channel 2
ECORR3

Error Correction Enable for channel 3
ECORR4

Error Correction Enable for channel 4
ECORR5

Error Correction Enable for channel 5
ECORR6

Error Correction Enable for channel 6
ECORR7

Error Correction Enable for channel 7
ECORR8

Error Correction Enable for channel 8
ECORR9

Error Correction Enable for channel 9
ECORR10

Error Correction Enable for channel 10
ECORR11

Error Correction Enable for channel 11

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data